HLS Tools for FPGA: Faster Development with Better Performance
نویسندگان
چکیده
Designing FPGA-based accelerators is a difficult and timeconsuming task which can be softened by the emergence of new generations of High Level Synthesis Tools. This paper describes how the ImpulseC C-to-hardware compiler tool has been used to develop efficient hardware for a known genomic sequence alignment algorithms and reports HLL designs performance outperforming traditional hand written optimized HDL implementations.
منابع مشابه
HLScope+, : Fast and accurate performance estimation for FPGA HLS
High-level synthesis (HLS) tools have vastly increased the productivity of field-programmable gate array (FPGA) programmers with design automation and abstraction. However, the side effect is that many architectural details are hidden from the programmers. As a result, programmers who wish to improve the performance of their design often have difficulty identifying the performance bottleneck. I...
متن کاملA Comparison of High-Level Design Tools for SoC-FPGA on Disparity Map Calculation Example
Modern SoC-FPGA that consists of FPGA with embedded ARM cores is being popularized as an embedded vision system platform. However, the design approach of SoCFPGA applications still follows traditional hardware-software separate workflow, which becomes the barrier of rapid product design and iteration on SoC-FPGA. High-Level Synthesis (HLS) and OpenCL-based system-level design approaches provide...
متن کاملPERFORMANCE ANALYSIS AND VERIFICATION FOR HIGH-LEVEL SYNTHESIS By JOHN A. CURRERI A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY UNIVERSITY OF FLORIDA
of Dissertation Presented to the Graduate School of the University of Florida in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy PERFORMANCE ANALYSIS AND VERIFICATION FOR HIGH-LEVEL SYNTHESIS By John A. Curreri May 2011 Chair: Alan D. George and Greg Stitt Major: Electrical and Computer Engineering High-Level Synthesis (HLS) for Field-Programmable Gate Arrays (FPG...
متن کاملHigh-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis
Despite significant performance and power advantages compared to microprocessors, widespread usage of FPGAs has been limited by increased design complexity. High-level synthesis (HLS) tools have reduced design complexity but provide limited support for verification, debugging, and timing analysis. Such tools generally rely on inaccurate software simulation or lengthy registertransfer-level simu...
متن کاملPerformance and Resource Modeling for FPGAs using High-Level Synthesis tools
High-performance computing with FPGAs is gaining momentum with the advent of sophisticated High-Level Synthesis (HLS) tools. The performance of a design is impacted by the input-output bandwidth, the code optimizations and the resource consumption, making the performance estimation a challenge. This paper proposes a performance model which extends the roofline model to take into account the res...
متن کامل